

## WHAT IS CLAIMED IS:

1. A data processor comprising:  
an instruction execution pipeline comprising:  
a read stage;  
a write stage; and  
a first execution stage comprising E execution units  
capable of producing data results from data operands;  
a register file comprising a plurality of data registers,  
each of said data registers capable of being read by said read  
stage of said instruction pipeline via at least one of R read ports  
of said register file and each of said data registers capable of  
being written by said write stage of said instruction pipeline via  
at least one of W write ports of said register file; and  
bypass circuitry capable of receiving data results from  
output channels of source devices in at least one of said write  
stage and said first execution stage, said bypass circuitry  
comprising a first plurality of bypass tristate line drivers having  
input channels coupled to first output channels of a first  
plurality of said source devices and tristate output channels  
coupled to a first common read data channel in said read stage.

Cont  
A1

1 2. The data processor as set forth in Claim 1 wherein said  
2 bypass circuitry further comprises a second plurality of bypass  
3 tristate line drivers having input channels coupled to said first  
4 output channels of said first plurality of said source devices and  
5 tristate output channels coupled to a second common read data  
6 channel in said read stage.

1 3. The data processor as set forth in Claim 2 further  
2 comprising a first register file tristate line driver having an  
3 input channel coupled to a first one of said R read ports and an  
4 output channel coupled to said first common read data channel in  
5 said read stage.

1 4. The data processor as set forth in Claim 3 further  
2 comprising a second register file tristate line driver having an  
3 input channel coupled to a second one of said R read ports and an  
4 output channel coupled to said second common read data channel in  
5 said read stage.

1           5. The data processor as set forth in Claim 4 further  
2 comprising a first multiplexer having a first input channel coupled  
3 to said first common read data channel and an output channel  
4 coupled to a first operand channel of a first execution unit in  
5 said first execution stage.

1 A1       6. The data processor as set forth in Claim 5 further  
2 comprising a second multiplexer having a first input channel  
3 coupled to said second common read data channel and an output  
4 channel coupled to a second operand channel of said first execution  
5 unit in said first execution stage.

1           7. The data processor as set forth in Claim 6 wherein said  
2 bypass circuitry comprises a first bypass channel coupling an  
3 output channel of said first execution unit to a second input  
4 channel of said first multiplexer.

1           8. The data processor as set forth in Claim 7 wherein said  
2 first bypass channel couples said output channel of said first  
3 execution unit to a second input channel of said second  
4 multiplexer.

1 9. The data processor as set forth in Claim 8 wherein said  
2 bypass circuitry further comprises a second bypass channel coupling  
3 an output channel of a second execution unit in said first  
4 execution stage to a third input channel of said first multiplexer.

1 10. The data processor as set forth in Claim 9 wherein said  
2 second bypass channel couples said output channel of said second  
3 execution unit to a third input channel of said second multiplexer.

11. A processing system comprising:  
a data processor;  
a memory coupled to said data processor; and  
a plurality of memory-mapped peripheral circuits coupled  
to said data processor for performing selected functions in  
association with said data processor, wherein said data processor  
comprises:

an instruction execution pipeline comprising:

a read stage;

a write stage; and

a first execution stage comprising E execution  
units capable of producing data results from data  
operands;

a register file comprising a plurality of data  
registers, each of said data registers capable of being read  
by said read stage of said instruction pipeline via at least  
one of R read ports of said register file and each of said  
data registers capable of being written by said write stage of  
said instruction pipeline via at least one of W write ports of  
said register file; and

bypass circuitry capable of receiving data results  
from output channels of source devices in at least one of said

23 A write stage and said first execution stage, said bypass  
24 circuitry comprising a first plurality of bypass tristate line  
25 drivers having input channels coupled to first output channels  
26 of a first plurality of said source devices and tristate  
27 output channels coupled to a first common read data channel in  
28 said read stage.

1 12. The processing system as set forth in Claim 11 wherein  
2 said bypass circuitry further comprises a second plurality of  
3 bypass tristate line drivers having input channels coupled to said  
4 first output channels of said first plurality of said source  
5 devices and tristate output channels coupled to a second common  
6 read data channel in said read stage.

2 13. The processing system as set forth in Claim 12 further  
3 comprising a first register file tristate line driver having an  
4 input channel coupled to a first one of said R read ports and an  
5 output channel coupled to said first common read data channel in  
said read stage.

1 A1 14. 1 The processing system as set forth in Claim 13 further  
2 comprising a second register file tristate line driver having an  
3 input channel coupled to a second one of said R read ports and an  
4 output channel coupled to said second common read data channel in  
5 said read stage.

1 15. The processing system as set forth in Claim 14 further  
2 comprising a first multiplexer having a first input channel coupled  
3 to said first common read data channel and an output channel  
4 coupled to a first operand channel of a first execution unit in  
5 said first execution stage.

1 16. The processing system as set forth in Claim 15 further  
2 comprising a second multiplexer having a first input channel  
3 coupled to said second common read data channel and an output  
4 channel coupled to a second operand channel of said first execution  
5 unit in said first execution stage.

1 *A1* 17. The processing system as set forth in Claim 16 wherein  
2 said bypass circuitry comprises a first bypass channel coupling an  
3 output channel of said first execution unit to a second input  
4 channel of said first multiplexer.

1 18. The processing system as set forth in Claim 17 wherein  
2 said first bypass channel couples said output channel of said first  
3 execution unit to a second input channel of said second  
4 multiplexer.

1 19. The processing system as set forth in Claim 18 wherein  
2 said bypass circuitry further comprises a second bypass channel  
3 coupling an output channel of a second execution unit in said first  
4 execution stage to a third input channel of said first multiplexer.

1 20. The processing system as set forth in Claim 19 wherein  
2 said second bypass channel couples said output channel of said  
3 second execution unit to a third input channel of said second  
4 multiplexer.

*Add  
A1*